The introduction of microfabrication techniques to the field of ion trapping has lead to the development of impressive microfabricated radio-frequency (rf) ion trap devices [1] .
Using such devices, many of the building blocks for scalable quantum computing have been demonstrated [2] , including ion combination and separation and junction shuttling [3, 4] as well as two-qubit gate operations [5, 6] .
A drawback of current microfabricated ion traps stems from the ions at the rf null naturally forming a 1-dimensional string, so far, limiting their usefulness for applications that require the formation of arbitrary 2-dimensional (2D) ion lattices. Penning traps offer a platform for a 2D lattice of ions, but the rotating crystal makes individual ion addressing and readout experimentally challenging, and the lattice geometry is limited to the naturally forming Wigner crystal [7] .
The applications for a 2D ion lattice are numerous and far reaching, including, among others, spatial magnetic and electric field sensing [8] [9] [10] , force detection [11] , interactions between neutral atoms and ions [12] and cluster state quantum computing [13] .
A further exciting application for a 2D ion lattice is in the field of analogue quantum simulation where the Hamiltonian of a complicated many-body system can be realised and its properties measured [14, 15] . A promising approach to realising a 2D quantum simulator constitutes the proposal to use a two-dimensional lattice of individual rf ion traps [16] [17] [18] .
Each lattice site contains a single ion which interacts with neighbouring ions via the Coulomb force. The current challenge lies in developing microfabrication techniques that allow for a tightly spaced ion lattice to be obtained where the ion-ion separation is small enough for coherent interactions to be measured. To date, experimental progress towards such a lattice has been limited to trapping dust particles and ion clouds above PCB boards [19] or wire meshes [20] . The optimum trap geometry of such a device has been well studied [21, 22] .
In operating a microfabricated ion surface trap, restrictions on the rf voltage that can be applied due to low flashover voltages exist [1, 23] and prohibit a large trap depth and ion-electrode distance, d. This limits the achievable ion lifetime and secular frequencies and results in large heating rates of the ion motion which scales as d −4 [24] where heating has adverse effects on the fidelity of motion dependant qubit gate operations [25] . The ability to apply large voltages to MEMS devices also has application in nanoelectrospray thruster arrays for spacecraft [26] [27] [28] [29] , where high electric fields are desirable and may also be useful in microfabricated mass-spectrometry [30] as well as particle and cell sorting [31] .
Here, we report on a general microfabrication process to achieve large breakdown voltages in microfabricated devices and use this process to fabricate a 2D lattice of ion traps on a microchip. This process could also be used for other surface electrode ion trap geometries.
Using this chip we demonstrate trapping of a 2D lattice of single Yb + ions, the deterministic trapping of multiple ions at lattice sites and rudimentary ion shuttling between lattice sites.
The device presented is suitable for 2D sensing applications. The ion-ion distance for this device is however too large to be used for quantum simulation. We discuss how a minor modification to the microchip design would allow for simulation of 2D spin lattices. This modified design would also offer possible architectures for 2D cluster state generation [13] and general quantum information processing [16] . Since the device presented in this article is an integrated ion trap chip [1] it is potentially scalable to much larger ion lattices.
I. RESULTS
Fabrication of the microchip. The layered structure of a commercial silicon-oninsulator (SOI) wafer was used by Britton et al. [32] to fabricate a linear ion trap permitting the application of voltages of up to 150 V. We have developed a different fabrication process using an SOI wafer to fabricate a planar ion trap with a significantly increased trap depth whilst maintaining large ion-electrode separations. This was achieved by a combination of recessed electrodes and the application of voltages in excess of 1 kV. We describe both of these fabrication advances in more detail below.
We utilise the layered SOI wafer to form a planar trap electrode structure with a 2D electrode pattern, shown in Fig. 1A . However, instead of the ground electrodes lying on the same plane as the rf electrodes they are recessed from the chip surface. This recess was achieved by using the SOI handle layer as rf ground, shown in Fig. 1B . By using recessed electrodes the trap depth for a given ion-electrode separation and voltage can be substantially increased. Each recess in the rf electrode corresponds to a single trap site and is hexagonal in shape, the recessed hexagonal dimensions are shown in Fig. 1C .
To ensure ions can be trapped at a large ion height while maintaining a deep trapping potential using microfabricated ion traps in general and our lattice ion trap specifically a fabrication process that allows for high voltages to be applied was developed. This process not only has use for ion trap fabrication but for other microfabricated and microelectromechanical systems (MEMS) devices in general. We chose a thick oxide layer thus increasing the path length between the electrodes and the handle layer as well as reducing capacitance between the rf electrode and ground. However this would typically only result in a modest increase in breakdown voltage. We were able to obtain a much larger increase by using a specialised fabrication process. In order to explain this process it is important to note that voltage breakdown will usually occur via insulator surfaces connecting two conductors rather than through the insulator bulk. We selected a particular SOI structure that was fabricated by wafer bonding two wafers with 5 µm thick oxide surfaces to form a 10 µm thick buried ox- would also enable precise control of the micromotion at each site.
II. DISCUSSION
A 2D lattice such as we demonstrate here has many potential future applications. The use of single ions for highly sensitive magnetic-field sensing has been demonstrated [8] , and the use of a lattice would allow for spatial as well as temporal measurements [10] . Single ions have been proposed to be used as point imperfections inside Bose-Einstein condensates [12] , and ion lattices would allow the effect of precisely tailored arrays of imperfections, both regular and irregular depending on microchip design, to be studied.
One important future application for a 2D ion lattice is in the field of quantum simulation, where trapped ions represent spins in solid-state systems. Interactions between spins can be tailored to create analogues of different 2D systems (such as Ising or Heisenberg spin lattices) in a clean and controllable manner, whose properties can be determined by measurement of the state of all the ions in the array using a light sheet and a CCD array, something that is difficult or impossible to perform in actual solid-state systems.
In simulating these systems, interactions between ions trapped in adjacent sites a and b would be mediated by the Coulomb interaction. The coupling between motional states 
for a pair of singly-charged ions of mass m confined in traps with secular frequency ω separated by distance s [34, 35] .
For the lattice we have presented here, where s = 270.5 µm and with a trap frequency of 1 MHz, the coupling strength Ω ex /2π would be only 2 Hz, impractical for performing simulations and very small compared to the strengths already experimentally demonstrated using linear surface traps [34, 35] . The coupling strength has a very strong dependence on the ion-ion separation (Ω ex ∝ s −3 ) and reducing this distance would be key to obtaining useful couplings. A lattice based on smaller ion-ion distances can easily be designed and produced using the fabrication method presented in this paper.
Using an SOI wafer with a 2.5 µm device layer and a 2.5 µm oxide layer fabricated by wafer bonding two 1.25 µm oxide layers together would reduce the depth of the ground plane beneath the surface of the microchip to 5 µm, and a trap electrode design with a hexagon radius of 13 µm and hexagon centre separation of 32 µm fabricated on such a wafer would produce a lattice of traps 15 µm above the surface of the microchip. To reduce scatter from tightly focussed laser beams, an etch is performed outside the trapping area to lower the surface by 100 µm. For a trap frequency ω/2π of 1 MHz, the motional coupling strength Ω ex /2π would then be 1.3 kHz, almost a thousandfold increase compared to our current chip design. This value is comparable to previously achieved coupling strengths between individual wells in linear traps [34, 35] .
If this trap were used to simulate a 2D spin lattice using the scheme proposed by Porras and Cirac [17, 36] a spin-spin coupling strength J ≈ 2π × 1.2 kHz would be obtainable using a pulsed 355 nm laser with an average power of 920 mW (see Methods). It is also important to consider possible sources of decoherence to evaluate if a successful quantum simulation is expected for this prospective trap. We consider both heating of the motion of the trapped ions and photon scattering due to the laser driving the gate. These rates should be low compared with the spin-spin coupling strength J. At such small ion-electrode distance, heating rates at room temperature will be many orders of magnitude greater than J, necessitating cooling of the chip. While estimating heating rates is imprecise, based on previous measurements in gold traps [37] an estimate for a trap of this design operating cryogenically at 7 K isṅ=180 s −1 (see Methods). The photon scattering due to the coupling laser is estimated to be 27 s −1 . Both these rates are significantly less than J indicating that this type of quantum simulation should be possible with this combination of chip and driving laser.
We have demonstrated a 2D ion lattice integrated on a microchip along with a fabrication process to significantly increase the voltage that can be applied to microfabricated devices.
By increasing the breakdown voltage, both 2D lattice and linear surface traps with higher trap depth and lower heating rates (by making use of larger ion-electrode distances) can be fabricated. For surface traps built to perform quantum information processing this reduces the effects of motional heating on gate fidelities [25] . Additionally, we have used this advance to demonstrate the operation of a 2D lattice of ytterbium ions on a chip which offers many potential uses including spatially resolved force measurement in two dimensions and magnetic and electric field sensing, and with modifications may offer a platform for quantum simulations.
III. METHODS
Wafer fabrication. The SOI wafers are produced by Ultrasil Corporation who use room temperature fusion bonding to bond the oxide surfaces before the substrate is annealed at 980
• C. X-ray reflection studies of bonded SOI wafers show that even after annealing several monolayers of water molecules remain at the bond-interface in the structure of the SiO 2 [38] .
This results in the V-shaped undercut caused by the anisotropic preferential etch along this interface.
Surface flashover measurements. Surface flashover measurements were performed on test chips consisting of gold coated silicon islands surrounded by the exposed handle layer.
The chips were glued, using conductive silver glue, onto a ceramic chip carrier and placed in high vacuum at a pressure of 6 × 10 −4 Pa. Radio-frequency voltage was applied by connecting a quarter-wave helical coil resonator to the vacuum feedthrough. This ensured > 90% coupling between the rf amplifier and chip at a resonant frequency of 28.0 ± 0.5 MHz with Q = 210 ± 15. The rf voltage was steadily increased while observing the sample. Upon breakdown the voltage was measured using a capacitively coupled probe.
Radio-frequency flashover was observed to occur ≈ 20% lower than static flashover. The exact cause for this is not known, however it is likely a result of local heating on the chip and outgassing from the surface when the rf voltage is applied. To apply sufficient voltage to trigger flashover, up to 30 W of rf power was applied to the chip. This power would be predominately dissipated on chip, which has the largest impedance. This would result in significant heating of the chip and the release of gases previously adsorbed to the surface.
UHV microchip mounting and high voltage application. The trap was mounted onto a ceramic chip carrier, with gold ribbon wire connecting the electrodes to the chip carrier bond pads. The chip capacitance was measured to be 19 ± 1 pF. The chip was mounted inside a UHV vacuum system at a pressure of 8.0×10 −8 Pa. To ensure good rf grounding 820 pF capacitors were wire bonded to the static electrodes. The radio frequency voltage was applied via an external helical coil resonator with Q = 160 to provide voltage amplification and filtering of unwanted frequencies [39] .
Quantum simulation parameters for modified microchip design. The Porras and
Cirac spin simulation scheme [17, 36] requires a state dependant force to be applied to the ions whose internal states encode the simulated spins. The effective spin-spin coupling rate is given by J = βF 2 /4 m i ω 2 i where = h/2π, h is Planck's constant, β = Ω ex /ω i and F is the magnitude of the state dependant force applied to each ion [17] . For the proposed modified chip design, with its ion-ion separation of 32 µm and using a pulsed laser with a wavelength of 355 nm divided into counterpropagating beams of total average power of 920 mW focused into light sheets of width 50 µm and depth 15 µm to address a 3 × 3 lattice of ions, a coupling strength J ≈ 2π × 1.2 kHz could be achieved. Since the simulation is driven by the displacement of the ions due to the force F , the simulated spins are entangled with the motional state of the ions at the end of the simulation. This produces an error in the measured spin properties of the simulated system proportional to F 2 [36] . For the proposed modified design we calculate a simulation error due to this effect of ≈ 25 % for the measurement of single-particle properties of the simulated system. In addition to using lasers to produce the spin-spin coupling, magnetic field gradients could also be used to generate the required spin-dependent forces [40] and would allow individual addressing of ions. and 6 is reversed.
